Bit-error rate improvement of TLC NAND Flash using state re-ordering
نویسندگان
چکیده
In scaled technologies, large cell-to-cell interference and FN tunneling disturbance degrade threshold voltage (Vt) window which we can place program states. Moreover, in Triple Layer Cell (TLC) NAND Flash we should place seven program states (P1 ~ P7) in the narrow Vt window, incurring large biterror rate (BER). In this paper, we propose a state re-ordering technique to increase the efficiency of Vt window utilization in TLC NAND Flash memories. Our simulation results show that under equivalent Vt window sizes, the proposed technique provides 12.5~18.4% smaller BER compared to conventional Gray-code mapping.
منابع مشابه
Errors in Flash-Memory-Based Solid-State Drives: Analysis, Mitigation, and Recovery
NAND flash memory is ubiquitous in everyday life today because its capacity has continuously increased and cost has continuously decreased over decades. This positive growth is a result of two key trends: (1) effective process technology scaling; and (2) multi-level (e.g., MLC, TLC) cell data coding. Unfortunately, the reliability of raw data stored in flash memory has also continued to become ...
متن کاملCombating Bit Errors From Stuck Cells in Flash Memory Using Novel Information Theory Techniques
Low-density parity-check (LDPC) codes have been successfully deployed in NAND Flash memory based Solid State Drives (SSDs). As Flash memory scales, and has now advanced from planar architectures to three-dimensional ones, defects in the form of stuck cells have increased. Stuck cells are more difficult to correct using LDPC codes because they typically masquerade as reliable bits, but their per...
متن کاملLow energy error correction of NAND Flash memory through soft-decision decoding
The raw bit error rate of NAND Flash memory increases as the semiconductor geometry shrinks for high density, which makes it very necessary to employ a very strong error correction circuit. The soft-decision-based error correction algorithms, such as low-density parity-check (LDPC) codes, can enhance the error correction capability without increasing the number of parity bits. However, soft-dec...
متن کاملError Correction Codes and Signal Processing in Flash Memory
This chapter is to introduce NAND flash channel model, error correction codes (ECC) and signal processing techniques in flash memory. There are several kinds of noise sources in flash memory, such as random-telegraph noise, retention process, inter-cell interference, background pattern noise, and read/program disturb, etc. Such noise sources reduce the storage reliability of flash memory signif...
متن کاملAge Distribution Convergence Mechanisms for Flash Based File Systems
Solid state devices are common choices for data and systems storage in many high assurance application domains due to features such as no moving parts, shock/temperature resistance and low power consumption. On the other hand, they present new challenges in data reliability concerns. In multilevel cell NAND flash memories the bit error rate increases exponentially with reduced endurance limit a...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- IEICE Electronic Express
دوره 9 شماره
صفحات -
تاریخ انتشار 2012